

# Operational Semantics with Semicommutations

Hendrik Maarand<sup>1</sup> and Tarmo Uustalu<sup>2,1</sup>

<sup>1</sup> Department of Software Science, Tallinn University of Technology, Estonia  
hendrik@cs.ioc.ee

<sup>2</sup> Department of Computer Science, Reykjavik University, Iceland  
tarmo@ru.is

## 1 Introduction

Consider the following program representing the message-passing pattern.

$$x := 41; y := 1 \parallel r1 := y; r2 := x$$

Here the first thread stores to  $x$  the result of some computation and then sets  $y$  to 1 to indicate that it has finished the computation. Intuitively, starting from an initial state where everything is set to zero, this program should not reach a final state where  $r1 = 1$  and  $r2 = 0$ . If we apply an optimization (either in advance or at runtime) which happens to reorder the two instructions in either of the threads, then the final state in question becomes valid. For example, the optimized program could be the following where the instructions of the second thread have been reordered.

$$x := 41; y := 1 \parallel r2 := x; r1 := y$$

While the programs  $r1 := y; r2 := x$  and  $r2 := x; r1 := y$  give the same result in a sequential setting, executing them in parallel with  $x := 41; y := 1$  might give different results. Namely, the optimized program allows the final state where  $r1 = 1$  and  $r2 = 0$ .

The phenomenon described above where “safe” optimizations applied to individual threads of a concurrent program leads to additional behaviours is often referred to as relaxed memory models (relaxed in the sense that more behaviours are allowed).

In the following we describe an operational semantics which is able to capture some optimizations like the one described above. The main idea is that given a program  $p; q$  we can, under certain conditions, execute an instruction from  $q$  even when  $p$  is not yet fully executed. This is an extension of our earlier work [2] where we defined reordering derivative-like operations on regular expressions.

## 2 Preliminaries

A semicommutation alphabet is an alphabet  $\Sigma$  together with an irreflexive relation  $\theta \subseteq \Sigma \times \Sigma$  which is called the semicommutation relation [1]. We write  $\theta(a, b)$  for  $(a, b) \in \theta$ . We extend  $\theta$  to words and letters by  $\theta(\varepsilon, a) =_{\text{df}} \text{tt}$  and  $\theta(ub, a) =_{\text{df}} \theta(u, a) \wedge \theta(b, a)$ .

The set RES of *regular expressions with shuffle* over an alphabet  $\Sigma$  is given by the grammar:

$$E ::= a \in \Sigma \mid 0 \mid E + E \mid 1 \mid EE \mid E^* \mid E \parallel E.$$

In the following we assume a set  $\Sigma$  of instructions (ranged over by  $a, b, c, \dots$ ) and a set  $\mathbb{S}$  of machine states (ranged over by  $\sigma$ ). The set of booleans is denoted by  $\mathbb{B}$ . The interpretation of instructions as (partial) state transformers is given by  $\llbracket \_ \rrbracket : \Sigma \rightarrow \mathbb{S} \rightarrow \mathbb{S}$ . We use the notation  $(\sigma)a =_{\text{df}} \llbracket a \rrbracket \sigma$  and extend it to words as  $(\sigma)\varepsilon =_{\text{df}} \sigma$  and  $((\sigma)u)v =_{\text{df}} (\sigma')v$  if  $(\sigma)u = \sigma'$  and  $\perp$  otherwise. We write  $(\sigma)u \downarrow$  to express that  $(\sigma)u$  is defined. We consider expressions  $E \in \text{RES}$  to be (concurrent) programs over the alphabet of instructions  $\Sigma$ .

### 3 Semantics

We consider an execution of a program to be a sequence of instructions applied to the initial state. Our goal is to describe the execution of programs in the “relaxed” manner described in the introduction. The question now is: given a program, how to determine those instructions that can be executed next? Intuitively, we allow to execute an instruction  $a$  before executing the preceding instructions  $u$  when we know that both  $ua$  and  $au$  lead to the same state.

**Definition 1.** *A semicommutation relation  $\theta$  is conservative when, for every  $a, b \in \Sigma$ , we have  $\theta(a, b) \implies \forall \sigma. (\sigma)ab = (\sigma)ba$ .*

It follows that if  $\theta$  is conservative, then  $\theta(u, a)$  implies  $(\sigma)ua = (\sigma)au$ . Thus we take  $\theta(u, a)$  to be the justification that allows us to reorder  $a$  before  $u$  in the sequence of instructions  $ua$ . We now extend this idea to programs: given a program  $Ea$  we would like to find a program  $E'$  such that every execution  $u$  of  $E'$  is also an execution of  $E$  and  $a$  is reorderable with  $u$ .

**Definition 2.** *The nullability (empty word property) of a program and the  $\theta$ -reorderable part of a program are given by the functions  $\varepsilon : \text{RES} \rightarrow \mathbb{B}$  and  $R^\theta : \text{RES} \times \Sigma \rightarrow \text{RES}$  defined recursively by*

$$\begin{array}{llll}
\varepsilon(b) & =_{\text{df}} & \text{ff} & R_a^\theta b & =_{\text{df}} & \text{if } \theta(b, a) \text{ then } b \text{ else } 0 \\
\varepsilon(0) & =_{\text{df}} & \text{ff} & R_a^\theta 0 & =_{\text{df}} & 0 \\
\varepsilon(E + F) & =_{\text{df}} & \varepsilon(E) \vee \varepsilon(F) & R_a^\theta(E + F) & =_{\text{df}} & R_a^\theta E + R_a^\theta F \\
\varepsilon(1) & =_{\text{df}} & \text{tt} & R_a^\theta 1 & =_{\text{df}} & 1 \\
\varepsilon(EF) & =_{\text{df}} & \varepsilon(E) \wedge \varepsilon(F) & R_a^\theta(EF) & =_{\text{df}} & (R_a^\theta E)(R_a^\theta F) \\
\varepsilon(E^*) & =_{\text{df}} & \text{tt} & R_a^\theta(E^*) & =_{\text{df}} & (R_a^\theta E)^* \\
\varepsilon(E \parallel F) & =_{\text{df}} & \varepsilon(E) \wedge \varepsilon(F) & R_a^\theta(E \parallel F) & =_{\text{df}} & R_a^\theta E \parallel R_a^\theta F
\end{array}$$

Note that  $R_a^\theta E$  just replaces those letters  $b$  in  $E$  with  $0$  for which  $\theta(b, a)$  does not hold. Nullability is essentially a special case of  $\theta$ -reorderability where we require  $\theta(b, a)$  for every  $a \in \Sigma$  (i.e., all letters in the expression would be replaced with  $0$ ).

**Definition 3.** *The  $\theta$ -reordering operational semantics of a program is given by the relation  $\rightarrow^\theta \subseteq \mathbb{S} \times \text{RES} \times \Sigma \times \mathbb{S} \times \text{RES}$ :*

$$\begin{array}{c}
\frac{(\sigma)a\downarrow}{\langle \sigma, a \rangle \rightarrow^\theta (a, \langle (\sigma)a, 1 \rangle)} \\
\frac{\langle \sigma, E \rangle \rightarrow^\theta (a, \langle \sigma', E' \rangle)}{\langle \sigma, E + F \rangle \rightarrow^\theta (a, \langle \sigma', E' \rangle)} \quad \frac{\langle \sigma, F \rangle \rightarrow^\theta (a, \langle \sigma', F' \rangle)}{\langle \sigma, E + F \rangle \rightarrow^\theta (a, \langle \sigma', F' \rangle)} \\
\frac{\langle \sigma, E \rangle \rightarrow^\theta (a, \langle \sigma', E' \rangle)}{\langle \sigma, EF \rangle \rightarrow^\theta (a, \langle \sigma', E'F' \rangle)} \quad \frac{\langle \sigma, F \rangle \rightarrow^\theta (a, \langle \sigma', F' \rangle)}{\langle \sigma, EF \rangle \rightarrow^\theta (a, \langle \sigma', (R_a^\theta E)F' \rangle)} \\
\frac{\langle \sigma, E \rangle \rightarrow^\theta (a, \langle \sigma', E' \rangle)}{\langle \sigma, E^* \rangle \rightarrow^\theta (a, \langle \sigma', (R_a^\theta E)^* E' E^* \rangle)} \\
\frac{\langle \sigma, E \rangle \rightarrow^\theta (a, \langle \sigma', E' \rangle)}{\langle \sigma, E \parallel F \rangle \rightarrow^\theta (a, \langle \sigma', E' \parallel F' \rangle)} \quad \frac{\langle \sigma, F \rangle \rightarrow^\theta (a, \langle \sigma', F' \rangle)}{\langle \sigma, E \parallel F \rangle \rightarrow^\theta (a, \langle \sigma', E \parallel F' \rangle)}
\end{array}$$

A configuration  $\langle \sigma, E \rangle$  is terminal when  $\varepsilon(E)$ . If  $\theta$  is the empty relation, then we get the ordinary operational semantics where nothing is reordered, i.e.,  $R_a^\theta E$  essentially becomes the

condition  $\varepsilon(E)$ . If a derivation sequence starts with  $\langle \sigma, E \rangle$  and ends with a terminal configuration  $\langle \sigma', E' \rangle$ , then  $\sigma'$  is a final state of the program  $E$  executed from the initial state  $\sigma$ .

Consider as an example the program  $ab \parallel (c+d)ef + g$  and say that the next instruction we wish to execute is  $e$  (which is not the first instruction of the second thread). If, for example, we have  $\theta(c, e)$ ,  $(\sigma)e\downarrow$  and  $\neg\theta(d, e)$ , then it is the case that

$$\langle \sigma, ab \parallel (c+d)ef + g \rangle \rightarrow^\theta (e, \langle (\sigma)e, ab \parallel (c+0)1f \rangle).$$

Note that  $R_e^\theta(c+d) = (c+0)$  since we have  $\theta(c, e)$  but not  $\theta(d, e)$ . It can be shown that  $ab \parallel (c+0)1f$  is equivalent to  $ab \parallel cf$ . The instruction  $g$  disappeared from the expression since the rules for  $+$  resolve the nondeterminism and the instruction  $d$  disappeared from the expression since it was a predecessor of  $e$  and reordering  $e$  with  $d$  was not justified.

We now return to the example program from the introduction. Note that here we use  $;$  to denote multiplication. Assume  $\theta$  such that  $\theta(r1 := y, r2 := x)$  (this  $\theta$  could be the *concurrent-read-exclusive-write* condition) and let  $\sigma$  be the initial state where all variables are set to 0. This allows the following derivation sequence (we have omitted the labels on  $\rightarrow^\theta$ ).

$$\begin{array}{lll} \langle \sigma, & x := 41; y := 1 \parallel r1 := y; r2 := x \rangle & \rightarrow^\theta \\ \langle \sigma[r2 \mapsto 0], & x := 41; y := 1 \parallel r1 := y; 1 \rangle & \rightarrow^\theta \\ \langle \sigma[r2 \mapsto 0][x \mapsto 41], & 1; y := 1 \parallel r1 := y; 1 \rangle & \rightarrow^\theta \\ \langle \sigma[r2 \mapsto 0][x \mapsto 41][y \mapsto 1], & 1; 1 \parallel r1 := y; 1 \rangle & \rightarrow^\theta \\ \langle \sigma[r2 \mapsto 0][x \mapsto 41][y \mapsto 1][r1 \mapsto 1], & 1; 1 \parallel 1; 1 \rangle & \rightarrow^\theta \end{array}$$

Since  $\varepsilon(1; 1 \parallel 1; 1)$ , we have that the program  $x := 41; y := 1 \parallel r1 := y; r2 := x$  executed from the initial state  $\sigma$  leads to a final state where  $r1 = 1$  and  $r2 = 0$ .

## 4 Future Work

Our plan is to extend this framework so that it is possible to describe (a large part of) the multicopy-atomic ARMv8 memory model [3] and then check this description against the existing litmus-tests for this memory model.

One possible extension is to include reordering actions in the framework. For example, when  $\theta(a, b)$  and we reorder  $b$  before  $a$ , then the instruction  $a$  acts on  $b$  from the left and  $b$  acts on  $a$  from the right. Now  $x := 1; y := x$  can be reordered as  $y := 1; x := 1$ . The instruction  $y := x$  becomes  $y := 1$  and thus reads the value written by  $x := 1$  before it has reached the memory.

Another extension we are considering is using a state-dependent  $\theta$ , i.e., for every state  $\sigma$  we may have a different semicommutation relation  $\theta_\sigma$ . This is useful for describing allowed reorderings for instructions like  $x := [y]$  which stores to variable  $x$  the value read from the memory location whose address is given by the variable  $y$ .

**Acknowledgments** This research was supported by the ERDF funded Estonian national CoE project EXCITE (2014-2020.4.01.15-0018) and the the Estonian Ministry of Education and Research institutional grant no. IUT33-13.

## References

- [1] Mireille Clerbout and Michel Latteux. Semi-commutations. *Inf. Comput.*, 73(1):59–74, 1987.

- [2] Hendrik Maarand and Tarmo Uustalu. Reordering derivatives of trace closures of regular languages. In Wan Fokkink and Rob van Glabbeek, editors, *Proc. of 30th Int. Conf. on Concurrency Theory, CONCUR 2019*, volume 140 of *Leibniz International Proceedings in Informatics*, pages 40:1–40:16. Dagstuhl Publishing, 2019.
- [3] Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8. *Proc. ACM Program. Lang.*, 2(POPL):19:1–19:29, 2018.